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a b s t r a c t
Linear variable differential transformer (LVDT) position sensors are widely used in particle accelerators
and nuclear plants, thanks to their properties of contact-less sensing, radiation tolerance, inﬁnite
resolution, good linearity and cost efﬁciency. Many applications require high reading accuracy, even in
environments with high radiation levels, where the conditioning electronics must be located several
hundred meters away from the sensor. Sometimes even at long distances the conditioning module is still
exposed to ionizing radiation. Standard off-the-shelf electronic conditioning modules offer limited
performances in terms of reading accuracy and long term stability already with short cables. A radiation
tolerant stand-alone LVDT conditioning module has been developed using Commercial Off-The-Shelf
(COTS) components. The reading of the sensor output voltages is based on a sine-ﬁt algorithm digitally
implemented on an FPGA ensuring few micrometers reading accuracy even with low signal-to-noise
ratios. The algorithm validation and board architecture are described. A full metrological characterization
of the module is reported and radiation tests results are discussed.
& 2015 CERN for the beneﬁt of the Authors. Published by Elsevier B.V. This is an open access article under
the CC BY license (http://creativecommons.org/licenses/by/4.0/).
1. Introduction
Linear variable differential transformers (LVDT) are widely used in
industry, thanks to their properties of contact-less sensing, rugged-
ness, inﬁnite resolution, good linearity and cost efﬁciency [1]. In
addition they can be set up to be radiation tolerant with proper
insulation techniques [2], making themwell suited to harsh environ-
ments with ultra-high vacuum conditions [3] or high radiation levels,
such as in high energy particle accelerators [4]. Many applications
require reading uncertainty as low as a few micrometers even with
reading electronics located far from the sensor because of the harsh
environment [5]; this is, for instance, the case of the Large Hadron
Collider (LHC) collimators position survey system [6]. Moreover there
are zones, as for instance in the CERN accelerator complex, such as
the Super Proton Synchrotron (SPS) or the Proton Synchrotron (PS)
Booster [7], where the electronics cannot be protected in dedicated
alcoves and need to be tolerant to high radiation levels. Many off-
the-shelf modules guarantee the compatibility with any kind of LVDT
and the interface with industrial control systems through Proﬁbus,
ModBus RTU or analog interface communication standards. There are
several reading techniques implemented on these modules: for
instance the simple synchronous analogic demodulation or digital
signal processing techniques, such as the Goertzel algorithm [8].
Their reading uncertainty unfortunately is not below a few hundreds
of micrometers. In addition these modules are not radiation tolerant,
therefore in radioactive applications they should be placed in safe
areas, even up to several hundred meters away from the LVDT, with a
consequent reduction of the signal-to-noise ratio (SNR) at the
module input and increasing of the reading uncertainty. The reading
accuracy can be increased by adopting a ratiometric reading techni-
que combined with the use of a three-parameter sine-ﬁt algorithm
for the extraction of the ﬁrst harmonics of the secondary voltages [9].
In this paper a stand-alone LVDT conditioning module that has been
tested with a 230 MeV proton beam up to a Total Integrated Dose
(TID) of 200 Gy and a ﬂuence of 3:9 1011 pp=cm2 is presented. The
module guarantees a reading accuracy of a few micrometers even
with cable lengths of several hundred meters. In Section 2 the state
of the art of the current off-the-shelf LVDT conditioning modules is
reported, while in Section 3 the chosen solution is described, the
advantages and the main features are pointed out together with the
module architecture and reading algorithm. In Section 4 details on
the algorithm implementation are discussed together with the
results of numerical simulations carried out to validate the proposed
algorithm and evaluate its performance according to the SNR value of
the input signals. Furthermore in Section 5 experimental results of
the module functionality are provided, giving details of a proper
metrological characterization. Results of radiation tests are shown,
ﬁrst discussing each Commercial Off-The-Shelf (COTS) component
used in the board design and then evaluating the radiation tolerance
of the entire module.
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2. The problem: state of the art of LVDT conditioning modules
The LVDT is an electro-mechanical transducer where a physical
movement of the core is detected as a change in magnetic
coupling between the internal windings.
Fig. 1 shows the LVDT working principle: by applying an
excitation sinewave s(t) at a ﬁxed frequency f0 a voltage is induced
in the secondaries, the difference between the two secondary
voltages is linearly proportional to the core absolute position.
Given the primary input signal s(t) with amplitude AP and frequency
f0 as
sðtÞ ¼ AP cos ð2πf 0tÞ ð1Þ
the differential amplitude modulated secondary voltage y(t) can be
expressed as
yðtÞ ¼ AðxÞ cos ð2πf 0tþϕÞ ð2Þ
where A(x) depends on the LVDT core position.
LVDT sensors are generally manufactured in a 4-wire or 5-wire
conﬁguration: in the former the signal at the output terminals is
the difference of the secondary windings, in the latter the voltage
at each secondary winding can be measured with respect to their
connection point, provided as an additional output wire. Tradi-
tional analog single chip solutions perform the functions of AC
ampliﬁcation, demodulation and low pass ﬁltering. Such devices
are available in monolithic form, but can also be built from discrete
parts to tailor them to the speciﬁc application. Mixed signal
conditioning modules offer different design solutions and interface
options, for instance mixing an ASIC design with a microcontroller
unit [10] or using fast DSP processors to realize the LVDT reading
algorithm. The most common LVDT reading technique consists of a
demodulation of the LVDT output obtained by multiplying a signal
synchronous with the carrier s(t) and low pass ﬁltering the result:
½yðtÞ  cos ð2πf 0tÞlowpass ¼ ½AðxÞ  cos ð2πf 0tþϕÞ  cos ð2πf 0tÞlowpass
¼ AðxÞ  cos ðϕÞ
2
þAðxÞ  cos ð2π2f 0tþϕÞ
2
 
lowpass
¼ AðxÞ  cos ðϕÞ
2
: ð3Þ
Using this technique the reading output is a function of the
phase difference ϕ and consequently of the cable length used to
drive the sensor. For instance this approach is used in the Philips
Semiconductors ™SE5521 [11], but it is not appropriate for long
cable lengths, since long cables between the sensor and the
electronics transform the impedance seen by the conditioner from
inductive to capacitive, making phase recovery quite challenging
and computationally expensive. The commercial standards AD598
and AD698 [12] use a ratiometric algorithm to calculate the core
position. The AD698 divides the secondary differential voltage by
the input excitation signal and therefore the output is also phase
sensitive. The AD598 instead is based on the ratio of the difference
between the two secondary signals and their sum. This requires
that the sum of the LVDT secondary voltages remains constant
with the stroke length and the noise immunity of this solution
is not better than the one obtained using synchronous demodu-
lation [13]. Applications that do not need to determine the phase
of the ac signal can also use one of three basic methods to obtain a
dc voltage from an ac voltage: rms-to-dc conversion [14], peak
detection and AC-to-MAV (mean absolute value) conversion.
Although these methods can be realized with simple circuitry,
they do not compensate for possible drifts of the excitation signal
and do not reach the accuracy level of ratiometric algorithms.
Table 1 shows a few commercially available modules organized
by reading algorithm and communication interface. Most of the
standard COTS LVDT conditioning modules can be set up to
generate frequencies in the range 1–20 kHz, with a Full Scale
Output (FSO) linearity error of 0.05%, a maximum cable length of
30 m between the sensor and the electronics and a maximum
temperature coefﬁcient of 0.01% FSO/1C.
Traditionally the output is a DC or an AC voltage proportional to
the core position, but many modules also provide a digital output
interface, for instance the Alliance Sensor™ S1A has a RS485
2-wire multidrop network and can be connected in Master/Slave
mode. None of the reported devices and discussed techniques
are able to provide a reading accuracy below a few hundreds of
micrometers, even with only short cables.
3. The proposed solution
A three-parameter sine-ﬁt algorithm to reconstruct the signal
from the LVDT secondaries and a ratiometric formula to compute
the value of the core absolute position have been chosen as the
reading technique. This choice allows the local tuning of the device
to compensate for phase errors between the primary and the
secondary signal to be avoided, and at the same time guarantees a
reading accuracy of a few micrometers even with low signal-to-
noise ratios [9].
3.1. The reading algorithm
The chosen sine-ﬁt algorithm is a three-parameter least-
squares ﬁt to a sinewave signal. Assuming that the input data
from the LVDT secondaries is the sequence of M samples
y1; y2;…; yM , taken at times t1; t2;…; tM , the algorithm ﬁnds the
values of A0, B0, and C0 that minimize the following sum of squared
differences:
∑
M
n1
½ynA0 cos ðω0tnÞB0 sin ðω0tnÞC02 ð4Þ
where ω0 is the angular frequency of the input signal. The values
of A0, B0, and C0 are calculated ﬁrst creating the matrices
D0 ¼
cos ðω0t1Þ sin ðω0t1Þ 1
cos ðω0t2Þ sin ðω0t2Þ 1
⋮ ⋮
cos ðω0tMÞ sin ðω0tMÞ 1
2
66664
3
77775 ð5Þ
Table 1
Commercial Off-The-Shelf LVDT conditioning modules.
Product ID Comm. interface Reading algorithm
AD698 DC Ratiometric
AD598 DC Ratiometric
SE5521 AC or DC Synchronous demodulation
S1A DC or RS485 Synchronous demodulation
x [mm]
PRIMARY
WINDING
SECONDARY
WINDING
SECONDARY
WINDING
1
2
core
s(t)=Apcos(2πf0t)
A1(x)cos(2πf0t+ø 1)
A2(x)cos(2πf0t+ø2)
Fig. 1. Working principle of a generic linear variable differential transformer (LVDT).
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y0 ¼
y1
y2
⋮
yM
2
66664
3
77775 ð6Þ
x0 ¼
A0
B0
C0
2
64
3
75 ð7Þ
and then rewriting (4) as
ðyD0x0ÞT ðyD0x0Þ: ð8Þ
It can be demonstrated [15,16] that the least-squares solution,
x0, that minimizes (8) is given by
x0 ¼D†y ð9Þ
where
D† ¼ ðDT0D0Þ1DT0 : ð10Þ
The ﬁtted signal y0n is ﬁnally given by
y0n ¼ A cos ðω0tnþθÞþC ð11Þ
where the amplitude A, the phase θ and offset C are calculated
through the coefﬁcients A0, B0 and C0 [15]. The amplitude A of the
ﬁtted sinewave is the parameter relevant to our application and is
given by (12)
A¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
A20þB20
q
: ð12Þ
Assuming that VA and VB are the ﬁtted amplitudes of the two
LVDT secondary outputs, the ﬁnal position P of the core inside the
sensor is retrieved using the formula
P ¼ k  r ð13Þ
where r is calculated using the ratiometric relation
r¼ ðVAVBÞðVAþVBÞ
ð14Þ
and k is a constant gain characteristic of the LVDT sensor. Eq. (13)
is an approximate calculation of the core position and it has been
used in all the experimental tests, although in the ﬁnal application
the actual core position is calculated using a linear interpolation
algorithm based on r, the module output value, and a set of
coefﬁcients resulting from the calibration of the LVDT sensor [6].
3.2. Architecture of the module
The LVDT conditioning module has a DIN rail format and it can
be connected to one 4-wire or 5-wire LVDT. Fig. 2 shows the top
view of the module.
The module is operated by a ProASIC3E FPGA manufactured by
Actel s [17]. The secondaries input stage features a Texas Instru-
ment INA2128UA and OPA2227UK ampliﬁers connected in series
to provide high input impedance and ﬁlter out high frequencies.
The Analog-To-Digital conversion of the input signals is performed
by the MAX11046 ADC manufactured by Maxim Integrated™. The
ADC has eight channels with 16 bits of resolution and its input
range, dynamic performance and parallel architecture make it well
suited for the conditioning module. A Resistance Temperature
Detector (RTD), usually a PT100, is integrated on LVDT sensors. The
board excites the RTD with a current and measures the sensor
resistance variation. The excitation current is generated using an
ADR434BRZ Voltage Reference and an OPA2134UA operational
ampliﬁer. The temperature of the board is measured by a surface
mount LM45CIM3 Integrated Circuit directly connected to the ADC.
The input signal for the primary winding of the LVDT is synthesized
in the FPGA using Direct Digital Synthesis (DDS) and then sent to a
PCM1702 20 bits DAC. The module allows the user to choose output
frequencies in a range 1–3.875 kHz at steps of 125 Hz with preci-
sion better than 1 mHz. The signal is low-pass ﬁltered by a
OPA2134UA and ampliﬁed by a LM7372, before being fed to the
LVDT primary connector. The values of the sinewave amplitude
used for digital synthesis, as well as the coefﬁcients of D†, are
permanently stored within three M25P05 ﬂash memories. Flash
based devices show higher tolerance to SEUs compared to SRAM
based ones, but SRAMmemories are faster to access, hence they are
necessary in order to respect timing speciﬁcations. For this reason
all data stored in the external FLASH memories is loaded at power-
up within dedicated SRAM cells inside the FPGA: the SRAM blocks
are constantly read, to realize the ﬁtting algorithm and the primary
signal, and rewritten with the FLASH memories contents, to
mitigate the possibility of SEUs. In addition Actel SRAM blocks are
designed so that two bits of the same SRAM word are never stored
in nearby cells [18], whether in the horizontal or vertical direction,
therefore the probability of multiple-bit upset in SRAM blocks is
highly reduced. The functional block diagram of the module is
shown in Fig. 3.
The conditioning module is interfaced via UART using the
MODBUS over serial line communication protocol. Serial commu-
nication is realized through a MAX3491ESD transceiver mounted
on a separate DIN-rail module called ‘PowerCOM’ and connected
via Micro-MaTch connectors. This separate board provides also the
necessary power supplies, 75 V and 715 V.
4. The algorithm validation
4.1. Algorithm implementation
The reading algorithm was realized using ﬁxed point represen-
tation and optimized to reduce FPGA area allocation while meeting
target timing constraints [19]. The sineﬁt coefﬁcients of matrix D†
are represented with 16 bits and Q 9;24, using Q notation for ﬁxed
point arithmetic, ensuring maximum bit resolution with no over-
ﬂow occurrence. The quantization of these coefﬁcients results in
a modiﬁcation of the sineﬁt frequency response, with 10 ppm
maximum error committed on the amplitude estimation. The ADC
sampled input signals are represented with 16 bits and Q0;15.
The FPGA does not feature a dedicated multiply-accumulate (MAC)
unit: an accumulator based on a ripple carry adder is hardwired in
Fig. 2. Top view of the LVDT conditioning module.
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the FPGA and performs the calculation of matrix x0 in (9). The ﬁnal
output data word of the MAC unit has 41 bits with Q0;40, where
extra bits have been added to avoid overﬂow errors. The square root
operation in (12) is based on the CORDIC algorithm in vectoring
mode [20]. The underlying equations rotate a vector with magnitude
deﬁned by cartesian coordinates ðxn; ynÞ by whatever angle is
necessary to align it with the x-axis. Assuming n to be the number
of iterations, the ﬁnal result of this calculation is represented by the
following set of equations:
xn ¼ An
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
x20þy20
q
yn ¼ 0
zn ¼ z0þ tan 1
y0
x0
 
ð15Þ
where zn is the equation of the angle accumulator and x0, y0 and z0
the initial values. Assigning x0 ¼ A0 and y0 ¼ B0 yields (12) scaled by
a factor An, thus the value of xn corresponds to the amplitude of the
input sinusoidal signal VA or VB. Since the algorithm converges only
if the rotation angles are in the domain ½π=2;π=2, x0 and y0 are
assigned with the absolute values of A0 and B0. The scaling factor An
can be neglected since the following ratiometric operation cancels it
out. The sum and difference of the two estimated amplitudes are
computed and then given in input to a second CORDIC core in
vectorial mode. A simple modiﬁcation to the CORDIC equations [21]
permits the computation of linear functions and a method for
evaluating ratios, the equations for xn, yn and zn then become
xn ¼ x0
yn ¼ 0
zn ¼ z0
y0
x0
 
: ð16Þ
By choosing y0 ¼ ðVAVBÞ, x0 ¼ ðVAþVBÞ and z0 ¼ 0 the output
zn is the ratiometric result r of (14). Both CORDIC implementations
introduce an error due to the quantized representation of the
rotation angles and the ﬁnite number of iterations. Since a long
data word is used in input, the best choice is to use a number of
iterations equal to the number of bits used to represent the input
data word, hence n¼41 is used to get the amplitudes of the ﬁtted
sinewaves and n¼42, one extra guard bit being added, to calculate
the ratio r. Fig. 4 shows the algorithm stages with ﬁxed point
arithmetic representations. The two CORDIC cores have been
realized using the Actel proprietary core [22], choosing word serial
architecture for its good trade-off between speed and FPGA area
occupation.
Finally the core position P is calculated using (13) assuming
k¼100.0, a standard value for commercial LVDT sensors. Since
usually PLCs have 40 bits representation, when the board receives
a data request via MODBUS only the 40 most signiﬁcant bits of the
42 bits value of r are transmitted.
4.2. Simulation results
Simulations were carried out to study the minimum number of
samples ns required to get an uncertainty on the position sPo1 μm
with different values of signal-to-noise ratio of the input signal.
Tests performed in the laboratory showed, in the worst case of
800 m cable length, a typical SNR value of 60 dB of the LVDT signals
at the ADC input.
Fig. 5 shows sP as a function of different core positions in the
cases of ns¼100, ns¼500, ns¼1500 and ns¼2000, with an input
SNR of 60 dB. The ADC sampling frequency has been set at
fs¼250 kS/s [9]. As a result only ns¼2000 ensures an uncertainty
below 1 μm over the whole sensor range. With fs¼250 kS/s and
ns¼2000 the acquisition time is tA¼8 ms. The total processing
time of the sineﬁt algorithm is tp ¼ 2:1 μs, thus given a reading
output frequency of 100 readings/s, this result is suitable for the
most motion applications in particle accelerators and nuclear plants.
The algorithm has been validated comparing ﬁxed point results
with results of a ﬂoating point implementation in LabView RT™
−
+
DAC
20 bits
DDS
−
+
−
+
ADC
SineFit
VA V B
VA VB
RAM
DDS coefficients
Sinfit coeff1 Sinfit coeff2
VA
VB
MODBUS  RTU
Memory Flash 1
Memory Flash 2
Memory Flash 3
LOW PASS
FILTER
LOW PASS FILTER
LOW PASS FILTER
LVDT Conditioning Module
FPGA
Fig. 3. Functional block diagram of the LVDT signal conditioning module.
x abs
CORDIC
Va-Vb
Va+Vb
CORDIC
absx
CORDIC
x abs
x abs
D†(:,1)
D†(:,2)
D†(:,1)
D†(:,2)
A0+B0
A0+B0VB=
VA=
yA
yB
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q Q
Fig. 4. Block diagram of the algorithm, showing at each stage the ﬁxed point Q
representation of the inputs and outputs [19].
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running on a PXI system based on CPU Intel dual core 2.4 GHz
and NI DAQ cards 6243. Several simulations have been run using
the same input data for the two algorithms with different arith-
metic representations, choosing positions over the whole sensor
range. For instance Fig. 6 reports the position error calculated
between the outputs of the ﬂoating point algorithm and the ﬁxed
point with 40 bit ﬁnal output representation. The core position
is set at PC9:7 mm and the position error is always below
2 104 μm [19].
5. Experimental results
5.1. Conditioning module reading uncertainty
The ADC and the DAC component have been characterized and
the values of signal-to-noise and distortion ratio (SINAD) and total
harmonic distortion (THD) have been evaluated [23,24]. The THD
is measured in dB relative to the fundamental, such as distortion
attenuation. The two ADC input channels connected to the LVDT
secondaries have been fed with a sine wave generated by a
Stanford Research Systems ™DS360 ultra low distortion signal
generator, with frequency f¼2.5 kHz and amplitude Vpp¼9.9 V,
using short BNC cables. This waveform generator has been used in
all experimental tests to provide the input signals at a ﬁxed
frequency without connecting a sensor to the module. A value of
SINAD¼90 dB, THD¼71 dB and an effective number of bits
(ENOB) of 14 bits have been measured on both channels, the
ADC sampling frequency has been set at fs¼250 kS/s. The primary
signal, generated by the FPGA using DDS, has been measured with
and without a 500 m long cable. Table 2 shows the values of THD
and SINAD with and without the long cable for each available
frequency. The lowest THD is C85 dB, while the lowest SINAD is
C60:36 dB without the long cable. The values of the THD and
SINAD at the end of the long cable are lower than the ones
measured directly at the board output, the lowest THD is
C73.6 dB and the lowest SINAD is 60.05 dB.
A dedicated software has been realized to interface the board
and verify the module position uncertainty. Data requests are sent
via a serial port to the module, which sends back r, VA and VB with
40 bit word lengths and the board and sensor temperature with 16
bit word lengths. A data request is sent every 20 ms. The module
reading uncertainty has been evaluated by feeding a sinewave
signal with f¼1 kHz and Vpp¼8 V to both the module secondary
inputs. In all tests the core position P is calculated assuming
k¼100.0 in (13). Results are shown in Fig. 7: since VA ¼ VB ¼ 4 V,
the ratiometric value is close to 0. The uncertainty is calculated
over each 30 position samples, therefore each 30 20 ms¼ 0:6 s.
The test has been performed at constant room temperature, after
30 min from power up of the electronics, allowing the heating up
of the pcb components. The position uncertainty was always
below 100 nm.
5.2. Conditioning module sensitivity to temperature variations
The module reading is sensitive to the combined effect of
temperature variations on the electronics and on the sensor. A full
set of measurements has been performed to evaluate the module
sensitivity to temperature and evaluate the position drift. The
conditioning module has been placed alone inside a testbench
oven, with the inputs connected to the external waveform gen-
erator and the output to the acquisition electronics setup. A signal
with frequency f¼1 kHz and Vpp¼8 V is fed to both secondary
inputs, while the temperature of the oven is programmed to
follow a cycle. Fig. 8 shows the core position P, the oven tempe-
rature T as well as the position uncertainty sP vs time. The oven
temperature is programmed to be initially 20 1C, then rising to
45 1C at a rate of C0:16 1C=min before returning to the initial
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Table 2
SINAD and THD of the DDS generated signals
Frequency (kHz) SINAD (dB) THD (dB) SINAD (dB) THD (dB)
No cable No cable 500 m cable 500 m cable
1.000 75.98 93.820 72.97 85.1
1.125 78.45 94.035 73.00 84.6
1.250 84.22 92.047 72.20 84.4
1.375 79.91 92.633 71.2 82.9
1.500 66.04 92.536 65.6 81.7
1.625 65.34 89.960 65.00 81.5
1.750 79.76 91.161 69.45 80.6
1.875 83.54 90.405 69.02 80.3
2.000 78.05 90.725 68.34 79.4
2.125 77.54 89.754 67.74 78.7
2.250 73.42 89.506 67.12 79.0
2.375 79.88 89.722 66.75 78.1
2.500 83.10 88.653 66.54 77.3
2.625 79.43 88.535 66.24 76.9
2.750 79.76 87.908 65.85 76.6
2.875 75.41 88.301 65.43 76.3
3.000 67.02 87.477 63.83 76.8
3.125 70.87 87.277 63.86 75.4
3.250 60.36 87.710 60.05 74.9
3.375 80.17 86.298 64.20 75.4
3.500 79.91 86.727 64.03 75.0
3.625 80.68 86.124 63.94 74.5
3.750 82.14 86.707 63.82 73.9
3.875 75.50 85.859 63.52 73.6
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temperature at the same rate. The core position experienced a drift
of C1:2 μm over a temperature variation of 25 1C, which corre-
sponds to a drift of C48 nm=1C. The position uncertainty was
recorded every 0.6 s throughout the whole test and it was always
below 100 nm.
5.3. Transducer reading uncertainty
A full characterization of the module performance has been
carried out using a Schaevitz™ HCA3000 [25], an LVDT designed
for applications in environments with high radiation levels.
The position uncertainty sP has been monitored over 14 h with
PC36:5 mm using a primary signal with Vpp¼9 V, frequency
f¼2.5 kHz and short cables. Results are reported in Fig. 9. The
value of sP has been found to be higher compared to the result in
Fig. 7 and it was always below 300 nm. Similar results have been
observed using a 500 m cable to connect the windings of the
sensor to the conditioning module. During the whole measure-
ment the room temperature has been monitored with a PT100
sensor, the value experienced a maximum variation of 1 1C.
In conclusion the position uncertainty has been monitored in the
same constant temperature conditions and with the same cable
connections for both the cases, ﬁrstly with a signal generator used
as an input and then with a real LVDT sensor connected. In the
latter case the uncertainty was higher but it never went above a
value of 300 nm.
5.4. Transducer non-linearity evaluation
The maximum non-linearity error of the transducer has been
evaluated. The transducer has been connected to a testbench with
a stepper motor programmed to move the inner core of the sensor,
a Heidenhain™ linear optical encoder is used to have a precise
measurement of the position step for the calibration of the
transducer [26]. The setup with the LVDT conditioning module,
Power-COM Board and the LVDT is shown in Fig. 10.
The transducer has a full stroke length of C780 mm, a step of
2 mm is set and measured. A calibration test has been run over the
half range of the transducer, 40 to 40 mm, ﬁrst using the
testbench to compute the core positions at each step and then
using the module to return the value of P, to verify the agreement
between the two results. The primary signal has Vpp¼9 V and
frequency f¼2.5 kHz. The transducer non-linearity error has been
calculated as the difference between the measured transducer
characteristic and its best-ﬁt straight line [1], divided by the
half range value. Results are reported in Fig. 11: the maximum
Fig. 7. Position P (top) and uncertainty sP (bottom) vs time. Input signal from the
waveform generator has f¼1 kHz and Vpp¼8 V.
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Fig. 8. Position P and temperature T vs time (top), position uncertainty sP vs time
(bottom). The input of the secondaries is provided by a Stanford ultra low distortion
waveform generator. The maximum position drift is C48 nm=1C. sP is calculated
every 0.6 s (30 samples).
Fig. 9. Position uncertainty sP vs time with the LVDT connected to the conditioning
module. The value of sP is always below 300 nm. Short cables used for the
connections.
Fig. 10. Setup of experimental tests, the LVDT conditioning module is connected to
an HCA3000 LVDT and to the Power-COM module. A stepper motor moves the
inner core of the sensor.
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non-linearity error of the tested transducer is 0.18% of the half
range. This value has also been found using the testbench and it is
in agreement with the value reported on the datasheet of the
transducer [25].
5.5. Radiation tests results
Commercial Off-The-Shelf components are widely used for the
development of instrumentation in high-radiation environments,
although their behavior and tolerance to radiation needs to be
carefully evaluated before using them in practical applications
[27,28]. All the Integrated Circuits in the module have been
separately tested to investigate the values of TID and ﬂuence at
which they start failing and showing errors related to radiation.
Tests were performed at the Proton Irradiation Facility beamline of
the Paul Scherrer Institute (PSI), using a proton beam with an
Energy of 230 MeV and a dose rate C10 rad=s. The ﬂash-based
Actel A3PE1500 FPGA has been proven to be well suited to high-
radiation environments [29,30], withstanding a dose up to 390 Gy
with a ﬂuence of 1013pp/cm2. The full sine-ﬁt ﬁrmware has been
loaded in the FPGA using Triple Modular Redundancy (TMR) to
mitigate Single Event Effects (SEE), resulting in a 60% occupation of
the FPGA resources. Table 3 reports the maximum values of TID for
which each device worked within speciﬁcations without showing
any SEEs or destructive events. Test results of the ADC, DAC and
ADR434 are discussed below in further detail, more information
on all radiation tests performed can be found online on the CERN
radiation working group webpage [31–33,35–38].
5.5.1. PCM1702 radiation test results
The PCM1702 DAC has been tested [33,34] to verify the SEU and
SEL cross-section as well as the degradation of the main para-
meters such as the current consumption. A total of six devices
have been irradiated with a reference DAC left out of the beam
during each irradiation. Each DAC is driven by the same code,
hence all the outputs are the same and they are compared with
the reference DAC. All the DACs tested still work at a maximum
cumulated TID of 300 Gy and no single events were registered,
although an increase in the current consumption appears starting
from 100 Gy on the negative power supply. Fig. 12 shows a total
current drift on each in-beam DAC of 11.3 mA.
5.5.2. MAX11046 radiation test results
The test of the MAX11046 [35] aimed at measuring the cross-
section of the device, identifying the current consumption and
measuring the voltage reference drift as a function of the TID.
Three devices were tested under the same operating conditions.
The test was performed feeding the ADC with a DC input voltage
for each channel, the input range of the device is 75 V and the
least signiﬁcant bit is 150 μV. Measurements are divided into two
parts, one is the calibration and the other the radiation test. In the
calibration measurements the maximum and minimum values of
the sampled input voltage are recorded for each channel, these
values are used in the second phase of the radiation test as
thresholds of a dead band, which is not considered for the SEU
counting. If an ADC code falls out the threshold values during the
irradiation, an SEU happened. The number of occurrences deﬁnes
the SEUs and therefore the cross-section of the DUT by knowing
the total ﬂuence of protons provided by the facility. The values out
of bound were close to the calibration range, this leads one to
think that the out of range values is mostly due to variation of
other parameters such as the voltage reference. The cross-section
has been calculated for every channel and for each ADC tested, the
cumulative cross-section including the three devices has been
calculated as
scumulative ¼
Ntotal
ϕtotal
ð17Þ
where Ntotal is the total number of SEUs for all devices and all
channels and ϕtotal is the total ﬂuence cumulated by the ADCs
under test. Table 4 shows the cross-section per device and per
channel, together with the SEU counts and the total cumulative
cross-section. Taking the cumulative cross-section as a reference it
is possible to evaluate the cross-section per channel and per
device, 9:5 1012 cm2 and 7:6 1011 cm2 respectively. No
destructive failures were observed. Latch up events and SET were
not observed up to a proton ﬂuence 3:9 1011 pp=cm2 cumulated
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Fig. 11. Position P recorded at steps of 2 mm over the half range of the transducer
using the conditioning module (top) and computed non-linearity error (bottom).
Table 3
Radiation tests results for each COTS component.
Device Function TID (Gy)
A3PE1500 FPGA 390
PCM1702 DAC 300
MAX11046 ADC 210
INA2128U Instrumentation ampliﬁer 500
OPA2227UK Operational ampliﬁer 220
OPA2134UA Operational ampliﬁer 500
LM7372 Dual operational ampliﬁer 400
LM45CIM3 Precision temperature sensor 700
ADR434 Voltage reference 400
MAX3491 RS485 transceiver 500
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Fig. 12. Drift of the negative power supply current during PCM1702 radiation test.
Curves of DAC labeled 2 and 3 are plotted.
A. Masi et al. / Nuclear Instruments and Methods in Physics Research A 745 (2014) 73–81 79
on each device. This result indicates that the ADC reaches its end-
life at TID of about 210 Gy. The voltage reference had a drift
between 1.8 mV and 3.2 mV, though given the small value it is
hard to correlate this to a radiation effect.
5.5.3. ADR434 radiation test results
The ADR434 Voltage Reference is characterized by an ultra-low
noise, low current supply and good thermal hysteresis perfor-
mance. Its output voltage drift is speciﬁed to remain in a stable
range of 71.5 mV (70.004%) with respect to its initial value of
4.096 V. Five devices were tested with one kept out of the beam as
a reference. The measurement [38] focused on the output voltage
drift ΔVout and the evaluation of Single Event Transients. Results
showed that the output does not remain within the speciﬁed
range of the nominal output 4.096 V, a continuous decrease of the
output voltage of all irradiated devices has been observed, Fig. 13.
All in-beam devices went out of speciﬁcation at TIDs between 33
and 147 Gy, with the maximum achieved output drift of 0.25%
after 400 Gy. The device can however operate up to 400 Gy in
applications where a precision of 70.3% on the output signal is
acceptable. This result is within the speciﬁcations for the LVDT
conditioning module and it is a good alternative to bipolar [36]
and buried Zener [37,39] voltage references.
5.5.4. LVDT conditioning module radiation test results
After characterizing the tolerance of each device to radiations, a
test has been performed on the whole conditioning module board
focusing the beam only on the FPGA. This test aimed at verifying
the robustness of the ﬁrmware and its sensitivity to radiation.
A waveform generator provides a sinusoidal signal with amplitude
Vpp¼8 V and frequency 1 kHz to the secondary inputs, resulting in
a computed average position value P ¼ 0:0179 mm, with uncertainty
sPC100 nm. The primary signal has been monitored to detect
possible SEE, while the ﬂux has been set to C1:41 108 p=cm2 s.
Fig. 14 shows the ﬁtted amplitude of the two secondaries as returned
by the module under irradiation between 326 and 346 Gy. Several
spikes show up on both signals starting at C328 Gy, ﬁrst with
smaller amplitudes and then progressively increasing. The position P
and sigma sP follow the same pattern, with P falling off by several
micrometers and sP rapidly going signiﬁcantly above 300 nm, as
reported in Fig. 15.
These errors can be related to SEUs occurring on the sine-ﬁt
coefﬁcients stored in the SRAM blocks. Since 2000 samples are
acquired by the ADC, the size of matrix D† is (22000), thus 2000
coefﬁcients are stored in the SRAM. The time to write 2000
addresses is 3.2 ms, if a bit ﬂip occurs in a memory cell that has
already been written, an error might occur in the sine-ﬁt algo-
rithm, leading to a false reading of the secondary amplitude value.
The values for the Direct Digital Synthesis are also stored in the
SRAM and constantly rewritten, although 256 values per sinewave
Table 4
Cross-section and SEU count—radiation tests MAX11046.
Channel s (cm2) s (cm2) s (cm2) SEU count
MAX11046_1 MAX11046_2 MAX11046_3
Ch 0 1:52 1011 6:06 1011 1:65 1011 36
Ch 1 1:27 1011 4:04 1011 2:75 1011 31
Ch 2 1:27 1011 2:53 1011 6:06 1011 37
Ch 3 2:53 1011 2:78 1011 6:89 1011 37
Ch 4 3:04 1011 2:27 1011 1:93 1011 28
Ch 5 4:05 1011 3:54 1011 2:20 1011 31
Ch 6 3:04 1011 2:27 1011 1:65 1011 27
Ch 7 1:01 1011 4:80 1011 4:13 1011 38
Cumulative 2:3 1010 265
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period are used and only 64 values are stored in the memory, since
a sinewave signal can be generated using only a quarter of a period
together with its properties of symmetry. Thus the time to write
the 64 memory addresses used for the DDS is C157 μs, resulting
in a lower bit ﬂip probability compared to the sine-ﬁt coefﬁcients
refreshing. This might explain why the primary signal generation
never showed any failure effect up to 370 Gy, very close to the
limit of the FPGA, while the secondary signals experienced several
errors at a lower dose level, albeit the relation between the TID
and the SEU event probability on the irradiated FPGA SRAM blocks
has not been investigated and it will be the object of future
studies. In addition it has been noticed that the FPGA at 213 Gy
could not be reprogrammed, meaning that the device was already
starting to reach the end of its life. In conclusion each component
used in the design of the LVDT conditioning module has been
separately tested using a proton beam of 230 MeV and radiation
effects related to the level of TID have been analyzed. The module
showed correct output results up to 318 Gy and the primary signal
never failed up to 370 Gy. Given these results the maximum
allowable TID and ﬂuence that guarantee the proper functioning
of the module are the ones imposed by the ADC: TID¼200 Gy and
ﬂuence 3:9 1011 pp=cm2.
6. Conclusions and outlooks
A high precision radiation tolerant LVDT conditioning module
has been developed using standard Commercial Off-The-Shelf
components. The reading of the sensor output voltages is based
on a ratiometric technique combined with a three parameter sine-
ﬁt algorithm that is digitally implemented on an FPGA. The
module ensures a few micrometers of reading accuracy with an
uncertainty below 1 μm, allowing operation with long cables
between the sensor and the conditioning electronics which is
not available in standard commercial LVDT conditioning modules.
The module is interfaced via UART using the MODBUS over serial
line protocol. A full metrological characterization of the board has
been performed using an HCA3000 LVDT sensor. The position
uncertainty sP with the LVDT core at the end of the stroke has
always been below 300 nm. The module sensitivity to temperature
has been evaluated, results showed a position drift C48 nm/1C
over 25 1C of temperature variation. Radiation tests have been
carried out at the Proton Irradiation Facility of the Paul Scherrer
Institute using a proton beam with 230 MeV energy. The LVDT
conditioning module maximum allowed TID and ﬂuence have
been found to be 210 Gy and 3:9 1011 pp=cm2 respectively.
Future improvements will focus on increasing the THD and SINAD
values of the primary signal and decreasing the board sensitivity
to temperature variations.
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